NECETRONS
Well for Educators & Learners
Friday, March 25, 2011
COMPUTER ARCHITECTURE TUTORIAL
COMPUTER ARCHITECTURE
TUTORIAL
Topics
Computer Performance
Amdahl's Law
Computer Performance - I
Computer Performance - II
Memory Hierarchy Design
Principles and Levels
Make the Common Case Fast
Amdahl's Law
Principle of Locality
Smaller is Faster
Common Questions
Block Placement
Placement Methods
Examples
Block Identification
Address Structure
Examples
Block Replacement
Policies
Interactive applet to check different policies
Example (a problem)
Interaction with Memory
On Read
On Write
Interactive Diagram
Example (a problem)
Pipelining
Classification of Instruction Sets
Addressing Modes
Memory Interpretation
Memory Alignment
DLX architecture
Instruction Set
Instruction Layout
Examples of Instructions
An Implementation of DLX
The Basic Pipeline for DLX
Performance Issues in Pipelining
Pipeline Hazards
Performance in Pipeline with Stalls
Structural Hazards
Data Hazards
Forwarding
Data Hazard Classification
When Stalls are Required
Pipeline Scheduling
Control Hazards
Branch Prediction Schemes
Predict Not Taken
Delayed Branch
Cancelling Branch
Problem on Branch Prediction Schemes
Problem on Pipeline Hazards
Dealing with Exceptions
Types of Exceptions
Exceptions in DLX
Pipeline with Multicycle Operations
Instruction Level Parallelism
Loop Unrolling
Dynamic Scheduling Techniques
No comments:
Post a Comment
Newer Post
Older Post
Home
Subscribe to:
Post Comments (Atom)
short cut
EBOOKS-FREE
GMAIL
GOOGLE
YAHOO
Search This Blog
No comments:
Post a Comment